


## **CASE STUDY 2. A2**

# Architecture



Symmetrical Multiple Processors (SMP)

# Useful Resources (x86 compatible HW)

**osdev.org:** <http://wiki.osdev.org>

**SDM:** Intel® 64 and IA-32 Architectures Software Developer's Manual (4000 p.)

Vol 1. Architecture

Vol 2. Instruction Set Reference

Vol 3. System Programming Guide

**MP Spec:** Intel Multiprocessor Specification, version 1.4 (100 p.)


**ACPI Spec:** Advanced Configuration and Power Interface Specification (1000 p.)

**PCI Spec:** PCI Local Bus Specification Rev. 2.2 (322 p.)

# Interrupt System (x86)

- External interrupts (asynchronous)
  - I/O devices
  - Timer interrupts
  - *Inter-processor interrupts*
- Software interrupts (synchronous)
  - Traps / Syscalls : Special instructions
- Processor exceptions (synchronous)
  - Faults (restartable) – Example: page fault
  - Aborts (fatal) – Example: machine check

# APIC Architecture




# Use of the APIC

- Messages to processors
  - Start Processor
    - Activation and Initialization of individual processors
  - Halt Processor
    - Deactivation of individual processors
  - Halt Process, schedule new process
    - Interrupt in order to transfer control to scheduler
- Local timers
  - Periodical interrupts

# MultiProcessor Specification

Standard by Intel (MP Spec 1.4)

- Hardware Specification
  - Memory Map
  - APIC
  - Interrupt Modes
- MP Configuration Table
  - Processor, Bus, I/O APIC
  - Table address searched via "floating pointer structure"



# Other configuration methods

## Local APIC address ← RDMSR instruction

Check presence of APIC and MSR via CPUID instruction

- Local APIC register region must be mapped strong uncacheable

## IO APIC address ← ACPI table

Advanced Configuration and Power Interface Specification

- configuration table
- AML code

# PCI Local Bus

## Peripheral Component Interconnect Specification

- Standardized Configuration Address Space for all PCI Devices
- Interrupt Routing Configuration


### Access Mechanisms

- PCI BIOS – offers functionality such as "find device by classcode"  
Presence determined by floating data structure in BIOS ROM
- Addressable via in / out instructions operating on separate I/O memory address space


register (offset)	bits 31-24	bits 23-16	bits 15-8	bits 7-0
00	Device ID			Vendor ID
04	Status			Command
08	Class code	Subclass	Prog IF	Revision ID
0C	BIST	Header type	Latency Timer	Cache Line Size
10	Base address #0 (BAR0)			
14	Base address #1 (BAR1)			
...				
3C	Max latency	Min Grant	Interrupt PIN	Interrupt Line
...				

## **2.1. ACTIVE OBERON LANGUAGE**

# Locks vs. Monitors



# Threads vs. Active Objects



# Object Model


TYPE

```
MyObject = OBJECT
  VAR i: INTEGER; x: X;

  PROCEDURE & Init (a, b: X);
  BEGIN... (* initialization *) END Init;

  PROCEDURE f (a, b: X): X;
  BEGIN{EXCLUSIVE}
    ...
    AWAIT i >= 0;
    ...
  END f;

  BEGIN{ACTIVE}
    ...
    BEGIN{EXCLUSIVE}
      i := 10; ....
    END ...
  END MyObject;
```



## Protection

Methods tagged **exclusive** run under mutual exclusion

## Synchronisation

Wait until condition of **await** becomes true


## Parallelism

Body marked **active** executed as thread for each instance

# The `await` Construct

```
VAR  
head, tail, available, free: INTEGER;  
buf: ARRAY N of object;  
  
PROCEDURE Produce (x: object);  
BEGIN{EXCLUSIVE}  
    AWAIT(free # 0);  
    DEC(free); buf[tail] := x;  
    tail := (tail + 1) mod N;  
    INC(available);  
END Produce;
```

```
PROCEDURE Consume (): object;  
    VAR x: object;  
BEGIN{EXCLUSIVE}  
    AWAIT(available # 0);  
    DEC(available); x := buf[head];  
    head := (head + 1) MOD N;  
    INC(free); RETURN x  
END Consume;
```



# Signal-Wait Scenario

## Monitor

P

wait(S)

....

wait(S)

Q

....

signal(S)

....

R

....


signal(S)

....


# Signal-Wait Implementations

## “Signal-And-Pass”

( aka Signal and Wait )




## “Signal-And-Continue”



# Signal-Wait Implementations

“Signal-And-Exit”

( await queues have priority)




current implementation in Active Oberon

# Why this is important? Let's try this:

```
class Semaphore{  
    int number = 1; // number of threads allowed in critical section  
  
    synchronized void enter() {  
        if (number <= 0)  
            try { wait(); } catch (InterruptedException e) { };  
        number--;  
    }  
  
    synchronized void exit() {  
        number++;  
        if (number > 0)  
            notify();  
    }  
}
```

Looks good, doesn't it?  
But there is a problem.  
Do you know?


# Java Monitor Queues



# Java Monitors = signal + continue

```
synchronized void enter() {  
    if (number <= 0)  
        try { wait(); }  
    catch (InterruptedException e) {  
    };  
    number--;  
}
```

```
synchronized void exit() {  
    number++;  
    if (number > 0)  
        notify();  
}
```



# The cure.

```
synchronized void enter() {  
    while (number <= 0)  
        try { wait(); }  
    catch (InterruptedException e) { };  
    number--;  
}  
  
synchronized void exit()  
{  
    number++;  
    if (number > 0)  
        notify();  
}
```

If, additionally, different threads evaluate different conditions, the notification has to be a `notifyAll`. In this example this is not required.

# (In Active Oberon)

```
Semaphore = object
  number := 1: longint;

  procedure enter;
  begin{exclusive}
    await number > 0;
    dec(number)
  end enter;

  procedure exit;
  begin{exclusive}
    inc(number)
  end exit;

end Semaphore;
```

```
class Semaphore{
  int number = 1;

  synchronized void enter() {
    while (number <= 0)
      try { wait(); }
      catch (InterruptedException e) { };
    number--;
  }

  synchronized void exit() {
    number++;
    if (number > 0)
      notify();
  }
}
```

## **2.2. ACTIVE OBJECT SYSTEM (A2)**

# Modular Kernel Structure


Cover

Activity Scheduler

Module Loader

Hardware Abstraction

Memory Management



# Hardware support for atomic operations: Example

## CMPXCHG

Compares the value in the AL, AX, EAX, or RAX register with the value in a register or a memory location (first operand). If the two values are equal, the instruction copies the value in the second operand to the first operand and sets the ZF flag in the rFLAGS register to 1. Otherwise, it copies the value in the first operand to the AL, AX, EAX, or RAX register and leaves the ZF flag to 0.

The OF, SF, AP

When the first  
memory operat  
memory operat

The forms of th  
about the LOCI

Mnemonic

CMPXCHG reg

CMPXCHG reg

CMPXCHG reg/mem64, reg64 0F B1 /r

Related Instructions

CMPXCHG8B, CMPXCHG16B

## Compare and Exchange

**CMPXCHG mem, reg**  
«compares the value in Register A with the value in a memory location. If the two values are equal, the instruction copies the value in the second operand to the first operand and sets the ZF flag in the flag registers to 1. Otherwise it copies the value in the first operand to A register and clears ZF flag to 0»

modifies on the  
the same value to the

K prefix. For details

register or memory  
operand to the first  
operand to AL.

register or memory  
operand to the first  
operand to AX.

register or memory  
location. If equal, copy the second operand to the first  
operand. Otherwise, copy the first operand to EAX.

Compare RAX register with a 64-bit register or memory location. If equal, copy the second operand to the first operand. Otherwise, copy the first operand to RAX.

## 1.2.5 Lock Prefix

The LOCK prefix causes certain kinds of memory read-modify-write instructions to occur atomically. The mechanism for doing so is implementation-dependent (for example, the mechanism may involve

8

«The lock prefix causes certain kinds of memory read-modify-write instructions to occur atomically»

Instruction Formats

24594—Rev. 3.14—September 2007



AMD64 Technology

bus signaling or packet messaging between the processor and a memory controller). The prefix is intended to give the processor exclusive use of shared memory in a multiprocessor system.

The LOCK prefix can only be used with forms of the following instructions that write a memory operand: ADC, ADD, AND, BTC, BTR, BTS, CMPXCHG, CMPXCHG8B, CMPXCHG16B, DEC, INC, NEG, NOT, OR, SBB, SUB, XADD, XCHG, and XOR. An invalid-opcode exception occurs if the LOCK prefix is used with any other instruction.

From AMD64 Architecture  
Programmer's Manual



# Hardware support for atomic operations

Typical instructions:

- Test-And-Set (TAS),
  - Example TSL register,flag (Motorola 68000)
- Compare-And-Swap (CAS).
  - Example: LOCK CMPXCHG (Intel x86)
  - Example: CASA (Sparc)
- Load Linked / Store Conditional.
  - Example LDREX/STREX (ARM),
  - Example LL / SC (MIPS)

typically several orders of magnitude slower than simple read & write operations !

# TAS Semantics

**TAS(var s: word): boolean;**

```
if (s == 0) then
    s := 1;
    return true;
else
    return false;
end;
```

atomic

# Implementation of a spinlock using TAS

**Init(var lock: word);**

lock := 0;

**Acquire (var lock: word)**

repeat until TAS(lock);

**Release (var lock: word)**

lock = 0;

# CAS Semantics

**CAS (var a:word, old, new: word): word;**

```
atomic
  oldval := a;
  if (old = oldval) then
    a := new;
  end;
  return oldval;
```

# Implementation of a spinlock using CAS

## **Init(lock)**

```
lock = 0;
```

## **Acquire (var lock: word)**

```
repeat
```

```
    res := CAS(lock, 0, 1);
```

```
until res = 0;
```

## **Release (var lock: word)**

```
CAS(lock, 1, 0);
```

# API Machine

implemented by

I386.Machine.Mod, AMD64.Machine.Mod, Win32.Machine.Mod, Unix.Machine.Mod

MODULE Machine;

TYPE

```
State* = RECORD (*processor state*) END;
Handler* = PROCEDURE {DELEGATE}(VAR state: State);
```

```
PROCEDURE ID* (): LONGINT;
```

```
PROCEDURE AcquireObject(VAR locked: BOOLEAN);
```

```
PROCEDURE ReleaseObject(VAR locked: BOOLEAN);
```

```
PROCEDURE Acquire*(level: LONGINT);
```

```
PROCEDURE Release*(level: LONGINT);
```

```
// paging support
```

```
// irq support
```

```
END Machine.
```

Low level locks



Processor management

Virtual Memory Management

IRQs



# API Heaps

conceptually portable

```
MODULE Heaps;

TYPE
  (* base object of heap blocks *)
  HeapBlock* = POINTER TO HeapBlockDesc;
  HeapBlockDesc* = RECORD ... END;
  RecordBlock* = POINTER TO RecordBlockDesc;
  RecordBlockDesc = RECORD (HeapBlockDesc) END;

  Finalizer* = PROCEDURE {DELEGATE} (obj: ANY);
  FinalizerNode* = POINTER TO RECORD
    objWeak* {UNTRACED}: ANY;      (* weak reference to checked object *)
    objStrong*: ANY;  (* strong reference to object to be finalized *)
    finalizer* {UNTRACED} : Finalizer;
  END;

  PROCEDURE AddFinalizer*(obj: ANY; n: FinalizerNode);
  PROCEDURE GetHeapInfo*(VAR total, free, largest: SYSTEM.SIZE)
```

## Heap Management

Allocation

Garbage Collector

Finalizers

# API Modules

portable

```
MODULE Modules;  
TYPE  
  Module* = OBJECT (*module data*) END Module;  
  
PROCEDURE ThisModule* (CONST name: ARRAY OF CHAR;  
  VAR res: LONGINT;  
  VAR msg: ARRAY OF CHAR): Module;  
  
PROCEDURE FreeModule* (CONST name: ARRAY OF CHAR;  
  VAR res: LONGINT; VAR msg: ARRAY OF CHAR);  
  
PROCEDURE InstallTermHandler*  
  (h: TerminationHandler); (*called when freed*)  
  
PROCEDURE Shutdown* (Mcode: LONGINT); (*free all*)  
  
END Modules.
```

## Module Loader

Loading  
Unloading  
Termination Handlers

# API Objects

conceptually portable

```
MODULE Objects;  
  TYPE  
    EventHandler* = PROCEDURE {DELEGATE};  
  
    PROCEDURE Yield*; (* to other processes *)  
  
    PROCEDURE ActiveObject* (): ANY; (* current process *)  
  
    PROCEDURE SetPriority* (p: LONGINT); (*for current*)  
  
    PROCEDURE InstallHandler* (h: EventHandler; int: LONGINT);  
  
    PROCEDURE RemoveHandler*(h: EventHandler; int: LONGINT);  
  
Procedures CreateProcess, Lock, Unlock, Await  
  
END Objects.
```

## Scheduler

Timer Interrupt

Process Synchronisation

2nd Level Interrupt Handlers

# API Kernel

conceptually portable

```
MODULE Kernel;

PROCEDURE GC*; (* activate garbage collector*)
```

```
TYPE
  Timer* = OBJECT (*delay timer*)
    PROCEDURE Sleep* (ms: LONGINT);
    PROCEDURE Wakeup*;
  END Timer;
```

```
FinalizedCollection*=OBJECT

  PROCEDURE Add* (obj: ANY; fin: Finalizer);
  PROCEDURE Remove* (obj: ANY);
  PROCEDURE Enumerate* (enum: Enumerator);

END Kernel.
```

Kernel Cover

# Boot Procedure

- Start BIOS Firmware
- Load A2 Bootfile
- Initialize modules
  - *Module Machine*
  - *Module Heaps*
  - ...
  - *Module Objects*
    - Setup scheduler and self process
  - *Module Kernel*
    - Start all processors
  - ...
  - *Module Bootconsole*
    - read configuration and execute boot commands



BP (boot processor)

# Processor Startup

- Start processor P (Bootprocessor)

1. Setup boot program
2. Enter processor IDs into table
3. Send *startup* message to P via APIC
4. Wait with timeout on *started* flag by P

Machine.InitProcessors,  
Machine.InitBootPage  
Machine.ParseMPConfig  
Machine.StartProcessor

- Boot program (For each processor)

1. Set 32-bit runtime environment
2. Initialize control registers, memory management, interrupt handling, APIC
3. Set *started* flag
4. Setup Scheduler


Machine.EnterMP  
Machine.StartMP  
Objects.Start

for all  
processors

5. Bootprocessor proceeds with boot console

## **2.3. ACTIVITY MANAGEMENT**

# Life Cycle of Activities




# Runtime Data Structures



global



per (monitor) object



global



# Process Descriptors

TYPE

**Process** = OBJECT

...

  stack: Stack;  
  state: ProcessState;  
  preempted: BOOLEAN;  
  condition: PROCEDURE (slink: ADDRESS);  
  conditionFP: ADDRESS;  
  priority: INTEGER;  
  obj: OBJECT;  
  next: Process  
END Process;

**ProcessQueue** = RECORD


  head, tail: Process  
END;

VAR


  ready: ARRAY NumPriorities OF ProcessQueue;  
  running: ARRAY NumProcessors OF Process;

# Process Dispatching

```
PROCEDURE Enter (p: Process);  
BEGIN  
  Put(ready[p.priority], p);  
  IF p.priority > maxReady THEN  
    maxReady := p.priority  
  END  
END Enter;
```




```
PROCEDURE Select (VAR new: Process; priority: integer);  
BEGIN  
  LOOP  
    IF maxReady < priority THEN new := nil; EXIT END;  
    Get(ready[maxReady], new);  
    IF(new # NIL) OR (maxReady = MinPriority) THEN  
      EXIT  
    END;  
    maxReady := maxReady-1  
  END  
END Select;
```



# Process Creation

```
PROCEDURE CreateProcess (body: ADDRESS; priority: INTEGER; obj: OBJECT);
  VAR p: Process;
BEGIN
  NEW(p); NewStack(p, body, obj);
  p.preempted := false;
  p.obj := obj; p.next := nil;
  RegisterFinalizer(p, FinalizeProcess);
  Acquire(Objects); (* module lock *)
  IF priority # 0 THEN p.priority := priority
  ELSE (* inherit priority of creator *)
    p.priority := running[ProcessorID()].priority
  END;
  Enter(p);
  Release(Objects)
END CreateProcess;
```




# Stack Management


- Use virtual addressing
- Allocate stack in page units
- Use page fault for detecting stack overflow
- Deallocate stack via garbage collector  
(in process finalizer)

CreateProcess	Allocate first frame
Page fault	Allocate another frame
Finalize	Deallocate all frames

# Memory Layout



# Stack Allocation




# Context Switch


- Synchronous
  - Explicit
    - Terminate
    - *Yield*
  - Implicit
    - Awaiting condition
    - Mutual exclusion
- Asynchronous
  - Preemption
    - Priority handling
    - Timeslicing

# Synchronous Context Switch (1)


```
PROCEDURE SwitchTo (VAR running: Process; new: Process);
```



# Synchronous Context Switch (2)



# Asynchronous Context Switch




# Stack Layout after Interrupt

72	.GS	
68	.FS	
64	.DS	
60	.ES ; or haltcode	
56	.SS	
52	.ESP ; or haltcode	
48	.EFLAGS	
44	.CS	
40	.EIP	
36	.EBP ; err pushed by processor or glue code, exchanged by glue code popped by POP EBP	
32	.INT ; int pushed by glue code, popped by POP EBP	
28	.EAX	
24	.ECX	
20	.EDX	
16	.EBX	
12	.ESP0	
08	.ERR ; (was: EBP, exchanged by glue code)	
04	.ESI	
00	.EDI	
state: State		

# First Level Interrupt Code (1)

```
PROCEDURE Interrupt;
CODE {SYSTEM.i386}
; called by interrupt handler (= glue code)
PUSHAD ; save all registers (EBP = error code)
LEA EBP, [ESP+36] ; procedure link
MOV EBX, [ESP+32] ; EBX = int number
LEA EAX, intHandler
MOV EAX, [EAX][EBX*4]
... ; now call all handlers for this interrupt
POPAD ; now EBP = error code
POP EBP ; now EBP = INT
POP EBP ; now EBP = caller EBP
IRETD
END Interrupt;
```



# *Switch* Code (1)

```
PROCEDURE Switch (VAR cur: Process; new: Process);  
BEGIN  
    cur.state.SP := SYSTEM.GETREG(SP);  
    cur.state.FP := SYSTEM.GETREG(FP);  
    cur := new;  
    IF ~cur.preempted then (* return from call *)  
        SYSTEM.PUTREG(SP, cur.state.SP);  
        SYSTEM.PUTREG(FP, cur.state.FP)  
        Release(Objects);  
    ELSE (* return from interrupt *)  
        cur.preempted := FALSE;  
        SYSTEM.PUTREG(SP, cur.state.SP);  
        PushState(cur.state.EFLAGS, cur.state.CS,  
                  cur.state.EIP, cur.state.EAX, cur.state(ECX,  
                  cur.state.EDX, cur.state.EBX, 0,  
                  cur.state.EBP, cur.state.ESI, cur.state.EDI  
                );  
        Release(Objects);  
        JumpState  
    END  
END Switch;
```

synchronous → synchronous/  
asynchronous

# *Switch Code (2)*


(\* parameters are pushed on the stack in this inline procedure by the caller \*)

```
PROCEDURE -PushState(EFLAGS: SET;  
    CS, EIP, EAX, ECX, EDX, EBX,  
    ESP, EBP, ESI, EDI: LONGINT);  
CODE {SYSTEM.i386}  
    (* to omit call protocol, parameters stay on stack *)  
END PushState;
```

```
PROCEDURE -JumpState;  
CODE {SYSTEM.i386}  
    POPAD  
    IRETD  
END PopState;
```


# Example 1: Termination

```
PROCEDURE Terminate;  
    VAR new: Process;  
BEGIN  
    Acquire(Objects);  
    Select(new, MinPriority);  
    Switch(running[ProcessorID()], new)  
END Terminate;
```



# Example 2: Yield

```
PROCEDURE Yield;  
VAR id: INTEGER; new: Process;  
BEGIN  
    Acquire(Objects);  
    id := ProcessorID();  
    Select(new, running[id].priority);  
    IF new # NIL THEN  
        Enter(running[id]);  
        Switch(running[id], new)  
    ELSE  
        Release(Objects)  
    END  
END Yield;
```




# Idle Activity in Objects

```
Idle = OBJECT
BEGIN{ ACTIVE, SAFE, PRIORITY(PrioIdle)}
    LOOP
        REPEAT
            Machine.SpinHint
        UNTIL maxReady > MinPriority;
        Yield
    END
END Idle;
```

# Example: Timeslicing

```
PROCEDURE Timeslice (VAR state: ProcessorState);
VAR id: integer; new: Process;
BEGIN Acquire(Objects);
    id := ProcessorID();
    IF running[id].priority # Idle THEN
        Select(new, running[id].priority);
        IF new # NIL THEN
            running[id].preempted := true;
            CopyState(state, running[id].state);
            Enter(running[id]);
            running[id] := new;
            IF new.preempted then
                new.preempted := false;
                CopyState(new.state, state)
            ELSE
                SwitchToState(new, state)
            END
        END
    END;
    Release(Objects)
END Timeslice;
```




return from interrupt of new process

simulate return from procedure switch

asynchronous

→  
synchronous/  
asynchronous

# Context Switching Scenarios



# Synchronization

- Object locking
- Condition management

# Object Descriptors

```
ObjectHeader = RECORD  
    headerLock: BOOLEAN;  
    lockedBy: Process;  
    awaitingLock: ProcessQueue;  
    awaitingCondition: ProcessQueue;
```

...


```
END;
```

Fields added  
by system to objects  
with mutual exclusion

Type-specific  
instance fields


# Object Locking

```
PROCEDURE Lock (obj: object);
  VAR r, new: Process;
BEGIN
  r := running[ProcessorID()];
  AcquireObject(obj.hdr.headerLock);
  IF obj.hdr.lockedBy = nil THEN
    obj.hdr.lockedBy := r;
    ReleaseObject(obj.hdr.headerLock);
  ELSE
    Acquire(Objects);
    Put(obj.hdr.awaitingLock, r);
    ReleaseObject(obj.hdr.headerLock);
    Select(new, MinPriority);
    SwitchTo(running[ProcessorID()], new)
  END
END Lock;
```



# Object Unlocking

```
PROCEDURE Unlock (obj: object);
VAR c: Process;
BEGIN
  c := FindCondition(obj.hdr.awaitingCondition)
  AcquireObject(obj.hdr.headerLock);
  IF c = NIL THEN
    Get(obj.hdr.awaitingLock, c);
  END;
  obj.hdr.lockedBy := c
  ReleaseObject(obj.hdr.headerLock);
  IF c # NIL THEN
    Acquire(Objects); Enter(c); Release(Objects)
  END;
END Unlock;
```



Atomic Lock Transfer  
Eggshell-Model !

# Condition Management

## Condition Type

TYPE

```
Condition = PROCEDURE(fp: ADDRESS): BOOLEAN;
```

## Condition Boxing


```
PROCEDURE $Condition(fp: ADDRESS): BOOLEAN;  
BEGIN  
    RETURN "condition from await statement"  
END $Condition;
```

## Await Code

```
IF ~$Condition(FP) THEN  
    Await($Condition, FP, SELF)  
END
```

# AWAIT Code

```
PROCEDURE Await (condition: Condition; fp: address; obj: object);
VAR r, t, new: Process;
BEGIN
    AcquireObject(obj.hdr.headerLock);
    c := FindCondition(obj.hdr.awaitingCondition);
    IF c = NIL THEN
        Get(obj.hdr.awaitingLock, c);
    END;
    obj.hdr.lockedBy := c
    Acquire(Objects);
    IF c # NIL THEN Enter(c) END;
    r := running[ProcessorID()];
    r.condition := condition;
    r.conditionFP := fp;
    Put(obj.hdr.awaitingCondition, r);
    ReleaseObject(obj.hdr.headerLock);
    Select(new, MinPriority);
    SwitchTo(running[ProcessorID()], new)
END Await;
```



# Condition Evaluation

```
PROCEDURE FindCondition (VAR q: ProcessQueue): Process;  
VAR first, c: Process;  
BEGIN  
    Get(q, first);  
    IF first.condition(first.conditionFP) THEN  
        RETURN f  
    END;  
    Put(q, first);  
    WHILE q.head # first DO  
        Get(q, c);  
        IF c.condition(c.conditionFP) THEN  
            RETURN c  
        END;  
        Put(q, c)  
    END;  
    RETURN NIL  
END FindCondition;
```