## **System Construction**

Autumn Semester 2016

ETH Zürich

Felix Friedrich

## Goals

- Competence in building custom system software from scratch
- Understanding of "how it really works" behind the scenes across all levels
- Knowledge of the approach of fully managed lean systems

A lot of this course is about detail.


A lot of this course is about bare metal programming.

## Course Concept

- Discussing elaborated case studies
  - In theory (lectures)
  - and practice (hands-on lab)
- Learning by example vs. presenting topics

## Prerequisite

- Knowledge corresponding to lectures
   Systems Programming and/or Operating
   Systems
  - Do you know what a stack-frame is?
  - Do you know how an interrupt works?
  - Do you know the concept of virtual memory?
- Good reference for recapitulation:
   Computer Systems A Programmer's
   Perspective



## Links

SVN repository

https://svn.inf.ethz.ch/svn/lecturers/vorlesungen/trunk/syscon/2016/shared

Links on the course homepage

http://lec.inf.ethz.ch/syscon/2016

# Background: Co-Design @ ETH

Languages (Pascal Family) +MathOberon **Active** Cells Oberon07 Zonnon Operating / Runtime Systems Medos → Oberon - $\rightarrow$  A2  $\overline{\phantom{a}}$ → SoC → Aos — LockFree → HeliOs → Minos Kernel Hardware x86 / IA64/ ARM TRM Lilith -→ Ceres **Emulations on** (FPGA) Unix / Linux RISC (FPGA) 2000 1980 1990

2010

#### **Course Overview**

Part1: Contemporary Hardware

## Case Study 1. Minos: Embedded System

- Safety-critical and fault-tolerant monitoring system
- Originally invented for autopilot system for helicopters
- Topics: ARM Architecture, Cross-Development, Object Files and Module Loading, Basic OS Core Tasks (IRQs, MMUs etc.), Minimal Single-Core OS: Scheduling, Device Drivers, Compilation and Runtime Support.

With hands-on lab on Raspberry Pi (2)



#### **Course Overview**

Part1: Contemporary Hardware

## Case Study 2. A2: Multiprocessor OS

- Universal operating system for symmetric multiprocessors (SMP)
- Based on the co-design of a programming language (Active Oberon) and operating system (A2)
- Topics: Intel SMP Architecture, Multicore Operating System, Scheduling, Synchronisation, Synchronous and Aysynchronous Context Switches, Priority Handling, Memory Handling, Garbage Collection.

## Case Study 2a: Lock-free Operating System Kernel

With hands-on labs on x86ish hardware and Raspberry Pi

#### **Course Overview**

Part2: Custom Designed Systems

#### Case Study 3. RISC: Single-Processor System

- RISC single-processor system designed from scratch: hardware on FPGA
- Graphical workstation OS and compiler ("Project Oberon")
- Topics: building a system from scratch, Art of simplicity, Graphical OS, Processor Design.

#### Case Study 4. Active Cells: Multi-Processor System

- Special purpose heterogeneous system on a chip (SoC)
- Massively parallel hard- and software architecture based on Message Passing
- Topics: Dataflow-Computing, Tiny Register Machine: Processor Design Principles, Software-/Hardware Codesign, Hybrid Compilation, Hardware Synthesis

## Organization

Lecture Tuesday 13:15-15:00 (CAB G 57)
 with a break around 14:00

Exercise Lab Tuesday 15:00 – 17:00 (CAB G 56) Guided, open lab, duration normally 2h First exercise: today (15th September)

Oral Examination in examination period after semester (15 minutes).
 Prerequisite: knowledge from both course and lab

# Design Decisions: Area of Conflict

simple / undersized tailored / non-generic comprehensible / simplicistic customizable / inconvenient economic / unoptimzed

**Programming Model** 

Compiler

Language

Tools

System

sophisticated / complex

universal / overly generic

elaborate / incomprehensible

feature rich / predetermined

optimized / uneconomic

Minimal Operating System

## 1. CASE STUDY MINOS

## Focus Topics

- Hardware platform
- Cross development
- Simple modular OS
- Runtime Support
- Realtime task scheduling
- I/O (SPI, UART)\*
- Filesystem (flash disk)

Learn to Know the Target Architecture

## 1.1 HARDWARE

## **ARM Processor Architecture Family**

- 32 bit Reduced Instruction Set Computer architecture by ARM Holdings
  - 1st production 1985 (Acorn Risc Machine at 4MHz)
  - ARM Ltd. today does not sell hardware but (licenses for) chip designs
- StrongARM
  - by DEC & Advanced Risc Machines.
  - XScale implementation by Intel (now Marvell) after DEC take over
- More than 90 percent of the sold mobile phones (since 2007) contain at least one ARM processor (often more)\*
   [95% of smart phones, 80% of digital cameras and 35% of all electronic devices\*]
- Modular approach:
   ARM families produced for different profiles, such as Application Profile, Realtime
   Profile and Microcontroller / Low Cost Profile



## ARM Architecture Versions

Architecture Features	_
ARM v1-3 Cache from ARMv2a, 32-bit ISA in 26-bit address	space
ARM v4 Pipeline, MMU, 32 bit ISA in 32 bit address s	pace
ARM v4T 16-bit encoded Thumb Instruction Set	ı
ARM v5TE Enhanced DSP instructions, in particular for audio process	sing
ARM v5TEJ Jazelle Technology extension technology (documentation	
ARM v6 SIMD instructions, Thumb 2 Extension	Multio
ARM v7 profiles: Cortex- A (application (microcontroller)	ons), -
ARM v8 Supports 64-bit data / addre Assembly language overview instruction semantics)	•

CRYPTO | CRYPTO

## ARM Processor Families

very much simplified & sparse


Architecture	Product Line / Family (Implementation)	Speed (MIPS)				
ARMv1-ARMv3	ARM1-3, 6	4-28 (@8-33MHz)				
ARMv3	ARM7	18-56 MHz				
ARMv4T, ARMv5TEJ	ARM7TDMI	up to 60				
ARMv4	StrongARM	up to 200 (@200MHz)				
ARMv4	ARM8	up to 84 (@72MHz)				
ARMv4T	ARM9TDMI	200 (@180MHz)				
ARMv5TE(J)	ARM9E	220(@200MHz)				
ARMv5TE(J)	ARM10E					
ARMv5TE	XScale	up to 1000 @1.25GHz				
ARMv6	ARM11	740				
ARMv6, ARMv7, ARMv8	ARM Cortex	up to 2000 (@>1GHz)				

## ARM Architecture Reference Manuals

#### describe

- ARM/Thumb instruction sets
- Processor modes and states
- Exception and interrupt model
- System programmer's model, standard coprocessor interface
- Memory model, memory ordering and memory management for different potential implementations
- Optional extensions like Floating Point, SIMD, Security, Virtualization ...

for example required for the implementation of assembler, disassembler, compiler, linker and debugger and for the systems programmer.



## ARM Technical System Reference Manuals

#### describe

- Particular processor implementation of an ARM architecture
- Redundant information from the Architecture manual (e.g. system control processor)
- Additional processor implementation specifics
   e.g. cache sizes and cache handling, interrupt controller, generic timer
   usually required by a system's programmer

Cortex™-A7 MPCore™ Technical Reference Manual

## System on Chip Implementation Manuals

#### describe

- Particular implementation of a System on Chip
- Address map: physical addresses and bit layout for the registers



**BCM2835 ARM Peripherals** 

Peripheral components / controllers, such as Timers, Interrupt controller, GPIO, USB, SPI, DMA, PWM, UARTs usually required by a system's programmer.

#### **ARM Instruction Set**

#### consists of

- Data processing instructions
- Branch instructions
- Status register transfer instructions
- Load and Store instructions
- Generic Coprocessor instructions
- Exception generating instructions

of the ARM Instruction Set

- 32 bit instructions / many in one cycle / 3 operands
- Load / store architecture (no memory operands such as in x86)

```
ldr r11, [fp, #-8]
add r11, r11, #1
str r11, [fp, #-8]
```

of the ARM Instruction Set

Index optimized instructions (such as pre-/post-indexed addressing)

```
stmdb sp!,{fp,lr}; store multiple decrease before and update sp
```

Idmia sp!, {fp,pc}; load multiple decrease after and update sp

of the ARM Instruction Set

Predication: all instructions can be conditionally executed\*

?

of the ARM Instruction Set

Link Register

bl #0x0a0100070

?

Shift and rotate in instructions

add r11, fp, r11, lsl #2

?


of the ARM Instruction Set

PC-relative addressing

Coprocessor access instructions

#### **ARM Instruction Set**

#### Encoding (ARM v5)



shiftable register

conditional execution

8 bit immediates with even rotate

load / store with destination increment

undefined instruction: user extensibility

load / store with multiple registers

branches with 24 bit offset

generic coprocessor instructions

## Thumb Instruction Set

#### ARM instruction set complemented by

- Thumb Instruction Set
  - 16-bit instructions, 2 operands
  - eight GP registers accessible from most instructions
  - subset in functionality of ARM instruction set
  - targeted for density from C-code (~65% of ARM code size)
- Thumb2 Instruction Set
  - extension of Thumb, adds 32 bit instructions to support almost all of ARM ISA (different from ARM instruction set encoding!)
  - design objective: ARM performance with Thumb density

# Other Contemporary RISC Architectures Examples

- MIPS (MIPS Technologies)
  - Business model similar to that of ARM
  - Architectures MIPS(I|...|V), MIPS(32|64), microMIPS(32|64)
- AVR (Atmel)
  - Initially targeted towards microcontrollers
  - Harvard Architecture designed and Implemented by Atmel
  - Families: tinyAVR, megaAVR, AVR32
  - AVR32: mixed 16-/32-bit encoding
- SPARC (Sun Microsystems)
  - Available as open-source: e.g. LEON (FPGA)
- MicroBlaze, PicoBlaze (Xilinx)
  - Softcore on FPGAs, support integrated in Linux.


## **ARM Processor Modes**

ARM from v5 has (at least) seven basic operating modes

- Each mode has access to **own stack** and a different subset of registers
- Some operations can only be carried out in a privileged mode

	Mode	Description / Cause	
	Supervisor	Reset / Software Interrupt	
ō	FIQ	Fast Interrupt	exceptions
orivileged \	IRQ	Normal Interrupt	<del> </del> ept
iži	Abort	Memory Access Violation	ions
g	Undef	Undefined Instruction	
	System	Privileged Mode with same registers as in User Mode	nor
	User	Regular Application Mode	normal xecution

## **ARM Register Set**




<sup>\*</sup> current / saved processor status register, accessible via MSR / MRS instructions

<sup>\*\*</sup> more than a convention: link register set as side effect of some instructions

# Processor Status Register (PSR)

• IT: controls conditional execution of Thumb2



<sup>\*</sup> reverse cmp/sub meaning compared with x86

# STACK BLOWS


# Typical procedure call on ARM

Caller: push parameters use branch and link instruction. Stores bl #address (...) the PC of the next instruction into the link register. parameters stmdb sp!, {fp, lr} Callee: save link register and frame pointer on stack and set new frame mov fp, sp lr pointer. prev fp Execute procedure content Reset stack pointer and restore frame mov sp, fp local vars pointer and and jump back to caller ldmia sp!, {fp, pc} address. **Caller:** cleanup parameters from stack add sp, sp, #n

# Exceptions (General)

Exception = abrupt change in the control flow as a response to some change in the processor's state

- Interrupt asynchronous event triggered by a device signal
- Trap / Syscall intentional exception
- Fault error condition that a handler might be able to correct
- Abort error condition that cannot be corrected



# **Exception Handling**

Involves close interaction between hardware and software.

Exception handling is similar to a procedure call with important differences:

- processor prepares exception handling: save\* part of the current processor state before execution of the software exception handler
- assigned to each exception is an exception number, the exception handler's code is accessible via some exception table that is configurable by software
- exception handlers run in a different processor mode with complete access to the system resources.


## **Exception Table on ARM**

Туре	Mode	Address*	return link(type)**
Reset	Supervisor	0x0	undef
Undefined Instruction	Undefined	0x4	next instr
SWI	Supervisor	0x8	next instr
Prefetch Abort	Abort	0xC	aborted instr +4
Data Abort	Abort	0x10	aborted instr +8
Interrupt (IRQ)	IRQ	0x18	next instr +4
Fast Interrupt (FIQ)	FIRQ	0x1C	next instr +4


<sup>\*</sup> alternatively High Vector Address = 0xFFFF0000 + adr (configurable)

<sup>\*\*</sup> different numbers in Thumb instruction mode

# Context change, schematic



## Exception handling on ARM



## Raspberry Pi 2


- Raspberry Pi 2 will be the hardware used at least in the first 4 weeks lab sessions
- Produced by element14 in the UK (www.element14.com)
- Features
  - Broadcom BCM2836 ARMv7
     Quad Core Processor running at 900 MHz
  - 1G RAM
  - 40 PIN GPIO
  - Separate GPU ("Videocore")
  - Peripherals: UART, SPI, USB, 10/100 Ethernet Port (via USB),
     4pin Stereo Audio, CSI camera, DSI display, Micro SD Slot
  - Powered from Micro USB port



## ARM System Boot


- ARM processors usually starts executing code at adr 0x0
  - e.g. containing a branch instruction to jump over the interrupt vectors
  - usually requires some initial setup of the hardware
- The RPI, however, is booted from the Video Core CPU (VC): the firmware of the RPI does a lot of things before we get control: kernel-image gets copied to address 0x8000H and branches there No virtual to physical address-translation takes place in the start.
- Only one core runs at that time. (More on this later)

## RPI 1 Memory Map



## RPI 2 Memory Map

- Initially the MMU is switched off. No memory translation takes place.
- System memory divided in ARM and VC part, partially shared (e.g. frame buffer)
- ARM's memory mapped registers start from 0x3F000000
   opposed to reported offset 0x7E000000 in BCM 2835 Manual




#### General Purpose I/O (GPIO)


- Software controlled processor pins
  - Configurable direction of transfer
  - Configurable connection
    - → with internal controller (SPI, MMC, memory controller, ...)
    - with external device
- Pin state settable & gettable
  - High, low
- Forced interrupt on state change
  - On falling/ rising edge

## **GPIO**

Block Diagram (BCM 2835)



## Raspberry Pi 2 GPIO Pinout



# **Documentation Examples**

Address	Field Name	Description				Size	Read/ Write					
<del>0x 7E20 0000</del>	GPFSEL0	GPIO Func	ction Select 0				32	RW	•			
0x 7E20 0000	GPFSEL0		ction Select 0		GP	lO Fur			⊣ Register	Defin	itio	
0x 7E20 0004	GPFSEL1	GPIO Fund	ction Select 1		Bit(s)	Field Name	Description	0.000	i vogioto:	Туре	Reset	
0x 7E20 0008	GPFSEL2	GPIO Fund	ction Select 2		31-30		Reserved  FSEL19 - Function Select 19  000 = GPIO Pin 19 is an input  001 = GPIO Pin 19 is an output		R	0		
0x 7E20 000C	GPFSEL3	GPIO Fund	ction Select 3		29-27	FSEL19			R/W	0		
0x 7E20 0010	CPECEI 4		etion Select A	<b>5</b> 6 1	iono		100 = GPIO Pin 101 = GPIO Pin 110 = GPIO Pin 111 = GPIO Pin 011 = GPIO Pin 010 = GPIO Pin	19 takes alterna 19 takes alterna 19 takes alterna 19 takes alterna	te function 1 te function 2 te function 3 te function 4			
GPIO	Pin Mappir	ig / Aite	rnate Fu	nct	IONS	FSEL18	FSEL18 - Function	on Select 18	ANIVI_I UN	R/W	0	
GPIO14	Low	TXD0	SD6	<res< td=""><td>erved&gt;</td><td></td><td></td><td></td><td>TXD1</td><td></td><td>0</td></res<>	erved>				TXD1		0	
GPIO15	Low	RXD0	RXD0 SD7 <res< td=""><td colspan="2">reserved&gt;</td><td><reserved></reserved></td><td></td><td></td><td></td><td>RXD1</td><td></td><td>0</td></res<>	reserved>		<reserved></reserved>				RXD1		0
GPIO16	Low	<reserved></reserved>	SD8	<reserved></reserved>		CTS0	SPI1_0	CE2_N	2_N CTS1		0	
CDIO17	Low	-roconind-	600	-roc	on rods	DTen	CDI1 (	DE4 N	DTQ1		0	
					8-6	FSEL12	FSEL12 - Function			R/W	0	
					5-3	FSEL11	FSEL11 - Function	on Select 11		R/W	0	
					2-0	FSEL10	FSEL10 - Function			R/W	0	

Table 6-3 - GPIO Alternate function select register 1

# GPIO Setup (RPI2)

Program GPIO Pin Function (in / out / alternate function)
by writing corresponding (memory mapped) GPFSEL register.
GPFSELn: pins 10\*n .. 10\*n+9
Use RMW (Read-Modify-Write) operation in order to keep the other bits

#### 2. Use GPIO Pin

- a. If writing: set corresponding bit in the GPSETn or GPCLRn register set pin: GPSETn: pins 32\*n .. 32\*n+31 clear pin: GPCLRn: pins 32\*n .. 32\*n+31 no RMW required.
- b. If reading: read corrsponding bit in the GPLEVn register GPLEVn: pins 32\*n ... 32\*n+1
- c. If "alternate function": device acts autonomously. Implement device driver.